SIVA: A System for Coverage-Directed State Space Search

نویسندگان

  • Malay K. Ganai
  • Praveen Yalagandula
  • Adnan Aziz
  • Andreas Kuehlmann
  • Vigyan Singhal
چکیده

We introduce SImulation Verification with Augmentation (SIVA), a tool for coverage-directed state space search on digital hardware designs. SIVA tightly integrates simulation with symbolic techniques for efficient state space search. Specifically, the core algorithm uses a combination of ATPG and BDDs to generate “directed” input vectors, i.e., inputs which cover behavior not excited by simulation. We also present approaches to automatically generate “lighthouses” that guide the search towards hard-to-reach coverage goals. Experiments demonstrate that our approach is capable of achieving significantly greater coverage than either simulation or symbolic techniques in isolation. This paper unites and extends results reported by the authors at DAC 1999 and DATE 2000. Adnan Aziz will serve as the contact author; he can be reached at [email protected], 512 475-9774 (w), 512 471 5532 (fax), ENS 536, Univ. of Texas, Austin TX, 78712. The response to reviewers’ feedback is included at the end of the document. ECE Department, The University of Texas, Austin, TX Cadence Design Systems, Berkeley, CA Tempus Fugit, Inc., 525 Curtis St, Albany, CA

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Reachability checking in complex and concurrent software systems using intelligent search methods

Software system verification is an efficient technique for ensuring the correctness of a software product, especially in safety-critical systems in which a small bug may have disastrous consequences. The goal of software verification is to ensure that the product fulfills the requirements. Studies show that the cost of finding and fixing errors in design time is less than finding and fixing the...

متن کامل

Enhancing Simulation with BDDs and ATPG

We introduce SImulation Veriication with Augmentation (SIVA), a tool for checking safety properties on digital hardware designs. SIVA integrates simulation with symbolic techniques for vector generation. Speciically, the core algorithm uses a combination of ATPG and BDDs to generate input vectors which cover behavior not excited by simulation. Experimental results demonstrate considerable impro...

متن کامل

Functional Test Generation using Constraint Logic Programming

Semi-formal verification based on symbolic simulation offers a good compromise between formal model checking and numerical simulation. The generation of functional test vectors, guided by miscellaneous coverage metrics to satisfy the simulation target, can be posed as a satisfiability problem (SAT). This paper presents a novel approach to solving SAT based on Constraint Logic Programming (CLP) ...

متن کامل

Using a model-based test generator to test for standard conformance

test generation. The process of test generation is automated by GOTCHA, which explores the state space described by the GDL model. The user has several alternative test generation strategies, including breadth-first search, coverage-directed search, and on-the-fly test generation. Breadth-first search and on-the-fly test generation algorithms are well known. Coverage-first search involves givin...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • J. Electronic Testing

دوره 17  شماره 

صفحات  -

تاریخ انتشار 2001